X2APIC: Difference between revisions
Jump to navigation
Jump to search
(Created page with " == xAPIC vs x2APIC == In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture. while In x2APIC mode<ref>https://courses.cs.washington.edu/courses/cse451/24wi/documentation/x2apic.pdf</ref>, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements...") |
(Add categories: Linux, Reference) |
||
| Line 7: | Line 7: | ||
== References == | == References == | ||
<references /> | <references /> | ||
[[Category:Linux]] | |||
[[Category:Reference]] | |||
Revision as of 01:01, 15 July 2026
xAPIC vs x2APIC
In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
while In x2APIC mode[1], APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery