X2APIC

From HPCWIKI
Revision as of 13:38, 3 March 2024 by Admin (talk | contribs) (Created page with " == xAPIC vs x2APIC == In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture. while In x2APIC mode<ref>https://courses.cs.washington.edu/courses/cse451/24wi/documentation/x2apic.pdf</ref>, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

xAPIC vs x2APIC

In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.

while In x2APIC mode[1], APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery

References

  1. ↑ https://courses.cs.washington.edu/courses/cse451/24wi/documentation/x2apic.pdf
Retrieved from "http://wiki.hpcmate.com/index.php?title=X2APIC&oldid=1853"